

FIG. 1




FIG. 2




FIG. 3





FIG. 4






FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D

FIG. 7 is a cross-sectional view of a device 100 in accordance with an embodiment of the present disclosure. The device 100 includes a central layer 110 and two side layers 90 and 94. The central layer 110 is sandwiched between the side layers 90 and 94. The side layers 90 and 94 are composed of alternating layers 98 and 100. The central layer 110 is composed of alternating layers 104 and 112. The device 100 is shown with electrical current flowing through it, indicated by arrows 116. The thicknesses of the layers 98 and 100 are denoted by  $d_1$  and  $d_2$ , respectively. The thicknesses of the layers 104 and 112 are denoted by  $d_1$  and  $d_2$ , respectively. The device 100 is shown with a central layer 110 and two side layers 90 and 94. The central layer 110 is sandwiched between the side layers 90 and 94. The side layers 90 and 94 are composed of alternating layers 98 and 100. The central layer 110 is composed of alternating layers 104 and 112. The device 100 is shown with electrical current flowing through it, indicated by arrows 116. The thicknesses of the layers 98 and 100 are denoted by  $d_1$  and  $d_2$ , respectively. The thicknesses of the layers 104 and 112 are denoted by  $d_1$  and  $d_2$ , respectively.




FIG. 7






FIG. 8




FIG. 9




FIG. 10